A double recycling Op-Amp based on a simple recycling folded cascode Op-Amp is presented. The proposed
Op-Amp has significantly improved performance compared to a recycling folded cascode. In the proposed Op-Amp, those cascode output current sources of recycling folde More
A double recycling Op-Amp based on a simple recycling folded cascode Op-Amp is presented. The proposed
Op-Amp has significantly improved performance compared to a recycling folded cascode. In the proposed Op-Amp, those cascode output current sources of recycling folded cascode that still have a constant value have been considered and have taken on a dynamic state through capacitive couplings in the path created between the input and output of the amplifier. DC gain, unity-gain bandwidth, and slew rate have been improved compared to the previous amplifier at the same power consumption. Simulation results using the 0.18μm CMOS technology show a DC gain enhancement of 6dB, 35% improvement in slew rate, and almost a 30% increase the bandwidth compared to the traditional recycling folded cascode Op-Amp. Also, smaller input-referred noise is achieved. Simulated results of proposed circuit show the values of SR, power consumption and DC gain are about 93.5 V/µs, 1.02mW and 68.3 dB respectively.
Manuscript profile
Slew rate and settling time are the important parameters in opamps with feedback. In this paper, the slew rate and settling time of the fully differential two stages folded cascade architecture amplifier with cascade compensation is analyzed. An important characteristic More
Slew rate and settling time are the important parameters in opamps with feedback. In this paper, the slew rate and settling time of the fully differential two stages folded cascade architecture amplifier with cascade compensation is analyzed. An important characteristic of the proposed analytical model is that the behavior of the transistors is examined in detail after applying the step in the input, and it is shown that the settling time as well as slew rate would depend on the size of the input step. The performed analysis can be beneficial for design and manual calculations in integrated circuits. Moreover, circuit level simulation is used to validate the analytical results with particular emphasis on slew rate and settling time. Simulations results show excellent conformance between the analytical equations and the simulation results.
Manuscript profile
