استفاده از گیت کمکی برای بهبود مشخصات الکتریکی ترانزیستور اثر میدان بدون پیوند سیلیکون بر روی عایق
محورهای موضوعی : مهندسی برق و کامپیوتر
1 - دانشگاه آزاد اسلامی واحد ابهر
چکیده مقاله :
در ترانزیستورهای اثر میدان بدون پیوند سیلیکون بر روی عایق (SOI-JLFET)، آلایش سورس- کانال- درین از یک سطح و یک نوع است. بنابراین فرایند ساخت آنها نسبت به ترانزیستورهای اثر میدان مد وارونگی سیلیکون بر روی عایق آسان‌تر است. با این حال، شیب زیرآستانه (SS) زیاد و جریان نشتی بالا در SOI-JLFET، عملکرد آن را برای کاربردهای سرعت بالا و توان پایین با مشکل مواجه کرده است. در این مقاله برای اولین بار استفاده از گیت کمکی در ناحیه درین SOI-JLFET برای بهبود SS و کاهش جریان نشتی پیشنهاد شده است. ساختار پیشنهادشده "SOI-JLFET Aug" نامیده می‌شود. انتخاب بهینه برای تابع کار گیت کمکی و طول آن، سبب بهبود هر دو پارامتر شیب زیرآستانه و نسبت جریان روشنی به جریان خاموشی نسبت به ساختار اصلی، Regular SOI-JLFET شده است. نتایج شبیه‌سازی نشان می‌دهد ساختار SOI-JLFET Aug با طول کانال nm 20، mV/dec 71 ~ SS و نسبت 1013 ~ ION/IOFF دارد. SS و نسبت ION/IOFF ساختار SOI-JLFET Aug نسبت به ساختار Regular SOI-JLFET با ابعاد مشابه، به ترتیب 14% و سه دهه بزرگی بهبود یافته‌اند. افزاره SOI-JLFET Aug می‌تواند کاندید مناسبی برای کاربردهای دیجیتال باشد.
Silicon on insulator junctionless field effect transistor (SOI-JLFET) includes a single type doping at the same level in the source, channel, and drain regions. Therefore, its fabrication process is easier than inversion mode SOI-FET. However, SOI-JLFET suffers from high subthreshold slope (SS) as well as high leakage current. As a result, the SOI-JLFET device has limitation for high speed and low power applications. For the first time in this study, use of the auxiliary gate in the drain region of the SOI-JLFET has been proposed to improve the both SS and leakage current parameters. The proposed structure is called "SOI-JLFET Aug". The optimal selection for the auxiliary gate work function and its length, has improved the both SS and ION/IOFF ratio parameters, as compared to Regular SOI-JLFET. Simulation results show that, SOI-JLFET Aug with 20nm channel length exhibits the SS~71mV/dec and ION/IOFF~1013. SS and ON-state to OFF-state current (ION/IOFF) ratio of SOI-JLFET Aug are improved by 14% and three orders of magnitudes, respectively, as compared to the Regular SOI-JLFET. The SOI-JLEFT Aug could be good candidate for digital applications.
[1] M. Vadizadeh, "Dual material gate nanowire field effect diode (DMG-NWFED): operating principle and properties," Microelectronics J., vol. 71, pp. 1-7, Jan. 2018.
[2] M. Vadizadeh, M. Fathipour, and G. Darvish, "Silicon on raised insulator field effect diode (sori-fed) for alleviating scaling problem in fed," International J. of Modern Physics B, vol. 28, no. 5, p. 1450038, Dec. 2014.
[3] M. Vadizadeh, "Characteristics of GaAs/GaSb tunnel field-effect transistors without doping junctions: numerical studies," J. of Computational Electronics, vol. 17, no. 2, pp. 745-755, Jun. 2018.
[4] M. Vadizadeh, "Designing a hetrostructure junctionless-field effect transistor (HJL-FET) for high-speed applications," J. of the Korean Physical Society, vol. 71, no. 5, pp. 275-282, 2017.
[5] P. K. Agarwal, Modeling & Simulation of High Performance Nanoscale MOSFETs, Ph.D. Diss., 2013.
[6] J. P. Colinge, et al., "Nanowire transistors without junctions," Nature Nanotechnology, vol. 5, no. 3, pp. 225-229, Mar. 2010.
[7] F. Jazaeri, Modeling Junctionless Metal-Oxide-Semiconductor Field-Effect Transistor,. Ph.D. Diss., École Polytechnique Federale De Lausanne, 2015.
[8] N. Dehdashti Akhavan, et al., "Improvement of carrier ballisticity in junctionless nanowire transistors," Applied Physics Letters, vol. 98, no. 10, p. 10351, Mar. 2011.
[9] N. Dehdashti Akhavan, et al., "Emission and absorption of optical phonons in multigate silicon nanowire MOSFETs," J. of Computational Electronics, vol. 11, no. 3, pp. 249-265, Sept. 2012.
[10] Y. Kim, et al., "High-speed low-power junctionless field-effect transistor with ultra-thin Poly-Si channel for sub-10-nm technology node," J. of Semiconductor Technology and Science, vol. 16, no. 2, pp. 159-165, Apr. 2016.
[11] S. Sahay and M. Jagadesh Kumar, "Controlling L-BTBT and volume depletion in nanowire JLFETs using core-shell architecture," IEEE Trans. on Electron Devices, vol. 63, no. 9, pp. 3790-3794, Jul. 2016.
[12] ATLAS User's Manual (2013). http://www.silvaco.com.
[13] M. P. V. Kumar, et al., "Impacts of the shell doping profile on the electrical characteristics of junctionless FETs," IEEE Trans. on Electron Devices, vol. 62, no. 11, pp. 3541-3546, Sept. 2015.
[14] F. Stern and W. E. Howard, "Properties of semiconductor surface inversion layers in the electric quantum limit," Physical Review, vol. 163, no. 3, p. 816, Nov. 1967.
[15] C. Lombardi, et al., "A physically based mobility model for numerical simulation of nonplanar devices," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 7, no. 11, pp. 1164-1171, Nov. 1988.
[16] M. Vadizadeh, "Improving gate delay and ION/IOFF in nanoscale heterostructure field effect diode (H-FED) by using heavy doped layers in the channel," Applied Physics A, vol. 122, no. 4, p. 469, Apr. 2016.
[17] M. Fallahnejad, M. Vadizadeh, and A. Salehi. "Performance enhancement of field effect transistor without doping junctions using In 0. 3 Ga 0. 7 As/GaAs for analog/RF applications, " International Journal of Modern Physics B, vol. 33, no. 7, p. 1950050, Mar. 2019.
[18] S. J. Choi, et al., "Sensitivity of threshold voltage to nanowire width variation in junctionless transistors," IEEE Electron Device Letters, vol. 32, no. 2, pp. 125-127, Dec. 2011.
[19] I. H. Wong, et al., "Junctionless gate-all-around pFETs using in-situ boron-doped Ge channel on Si," IEEE Trans. on Nanotechnology, vol. 14, no. 5, pp. 878-882, Jul. 2015.
[20] S. Migita, et al., "Experimental demonstration of ultrashort-channel (3 nm) junctionless FETs utilizing atomically sharp V-grooves on SOI," IEEE Trans. on Nanotechnology, vol. 13, no. 2, pp. 208-215, Jan. 2014.
[21] G. A. M. Hurkx, D. B. M. Klaassen, and M. P. G. Knuvers, "A new recombination model for device simulation including tunneling," IEEE Trans. on Electron Devices, vol. 39, no. 2, pp. 331-338, Feb. 1992.
[22] N. Kozhukhov, B. Oh, and H. Shin, "Approximations to field-effect factor and their use in GIDL modeling," in Proc. 18th IEEE Int. Symp. on the Physical and Failure Analysis of Integrated Circuits, IPFA'11, 4 pp., Incheon, South Korea, 4-7 Jul. 2011.
[23] D. Moon, et al., "Analysis and modeling for random telegraph noise of GIDL current in saddle MOSFET for DRAM application," IEICE Electronics Express, vol. 11, no. 13, pp. 20140468-20140468, 2014.
[24] D. Kang, et al., "Comparison of GIDL mechanism between MOSFET and FinFET," in Proc. Int. Technical Conf. on Circuits Systems, Computers and Communications, ITC-CSCC'15, pp. 1014-1017, Seoul, South Korea, 29 Jun.-2 Jul. 2015.
[25] P. Kerber, et al., "GIDL in doped and undoped FinFET devices for low-leakage applications," IEEE Electron Device Letters, vol. 34, no. 1, pp. 6-8, Nov. 2013.
[26] E. P. Gusev, et al., "Ultrathin HfO2 films grown on silicon by atomic layer deposition for advanced gate dielectrics applications," Microelectronic Engineering, vol. 69, no. 2-4, pp. 145-151, Sept. 2003.
[27] S. M. George, "Atomic layer deposition: an overview," Chemical Reviews, vol. 110, no. 1, pp. 111-131, Jan. 2009.
[28] P. Ranade, et al., "Work function engineering of molybdenum gate electrodes by nitrogen implantation," Electrochemical and Solid-State Letters, vol. 4, no. 11, pp. G85-G87, Nov. 2001.
[29] S. S. Ghoreishi, et al., "A novel tunneling graphene nano ribbon field effect transistor with dual material gate: numerical studies," Superlattices and Microstructures, vol. 97, pp. 277-286, Sept. 2016.